# User's Guide

Publication Number E2416-97002 June 1998

For Safety Information, Warranties, and Regulatory Information, see the pages at the end of this manual.

© Copyright Hewlett-Packard Company 1993 - 1998 All Rights Reserved.

HP E2416B Analysis Probe for Intel 80196

## The HP E2416B Analysis Probe — At a Glance


The HP E2416B Analysis Probe provides a complete interface for state or timing analysis between any compatible 80196 PLCC target system and HP logic analyzers. The supported logic analyzers are listed in chapters 1. A microprocessor is defined as compatible if it conforms to the 80196 architecture, uses the 80196 instruction set, and uses the 68-pin PLCC pinout. This includes 8096, 8097, AH versions, -90 versions, BH versions, and 80C196KA/KB/KC/KD.

The analysis probe provides the physical connection between the target microprocessor and the logic analyzer. The configuration software on the enclosed disks set up the logic analyzer for compatibility with the analysis probe. The inverse assemblers on the disks let you obtain displays of the 80196 data in 80196 assembly language mnemonics.



If you are using the analysis probe with the HP 16600 or HP 16700 series logic analysis systems, you only need this manual as a reference. The HP 16600 and 16700 series contain a Setup Assistant, which guides you through the connection and configuration process using on screen dialog windows. For an overview of Setup Assistant, refer to Chapter 1, "Setup Assistant."

For more information on the logic analyzers or microprocessor, refer to the appropriate reference manuals for those products.



Analyzing a Target System with the HP E2416B Analysis Probe

## In This Book

This book is the User's Guide for the HP E2416B Analysis Probes. It assumes that you have a working knowledge of the logic analyzer used and the microprocessor being analyzed.

This user's guide is organized into the following chapters:

Overview Chapter 1

#### Connecting & Configuring Your System Chapter 2

Connecting the Analysis Probe to the

Target System

Connecting the Analysis Probe to the Logic Analyzer

Configuring

Connecting Optional Equipment

Analyzing the Target System Chapter 3

> Reference Chapter 4

If You Have a Problem Chapter 5 Chapter 1 contains overview information, including a list of required equipment.

Chapter 2 explains how to connect the logic analyzer to your target system through the analysis probe, and how to configure the analysis probe and logic analyzer to interpret target system activity. The last section in this chapter shows you how to hook up optional equipment to obtain additional functionality.

#### HP 16600 and HP 16700 Series Logic Analysis Systems

If you are using the analysis probe with HP 16600 or HP 16700 series logic analysis systems, you only need this manual as a reference for obtaining and interpreting data. The HP 16600 and HP 16700 contain a Setup Assistant, which guides you through the connection and configuration process using on screen dialog windows. For an overview of Setup Assistant, refer to chapter 1, "Setup Assistant."

Chapter 3 provides information on analyzing the supported microprocessors.

Chapter 4 contains reference information on the analysis probe.

Chapter 5 contains troubleshooting information.

## Contents

| The HP E2416B Analysis Probe — At a Glanc | e ii |
|---|------|
|---|------|

| • | $\sim$ | •       |
|---|--------|---------|
| 1 | ()7    | zerview |

| Setup Assistant 1–3  |     |
|--|-----|
| Logic Analyzers Supported 1–4<br>Logic analyzer software version requirements            | 1–5 |
| Equipment Used with the Analysis Probe   | 1-6 |
| Equipment supplied 1–6 Minimum equipment required 1–8 Additional equipment supported 1–8 |     |

#### 2 Connecting and Configuring Your System

```
Power-on/Power-off Sequence 2-4
To power on HP 16600 and HP 16700 series logic analysis systems 2-4
To power on all other logic analyzers 2-4
To power off 2-4
Connecting the Analysis Probe to the Target System 2–5
To connect to a PLCC target system 2-6
Connecting the Analysis Probe to the Logic Analyzer 2–8
Analysis probe pod locations 2–9
To connect to the HP 16600A logic analysis system 2–10
To connect to the HP 16601A logic analysis system 2-11
To connect to the HP 16602A logic analysis system \, 2–12
To connect to the HP 16603A logic analysis system 2–13
To connect to the HP 16550A logic analyzer 2-14
To connect to the HP 16554/55/56 logic analyzers 2-15
To connect to the HP 1660A/AS/C/CS/CP logic analyzers \, 2–16
To connect to the HP 1661A/AS/C/CS/CP logic analyzers 2–17
```

```
To connect to the HP 1662A/AS/C/CS/CP logic analyzers 2-18 To connect to the HP 1670A/D logic analyzer 2-19 To connect to the HP 1671A/D logic analyzer 2-20
```

To connect to the HP 1672A/D logic analyzer 2-21

Configuring 2–22

Configuring the Analysis Probe 2–23

Configuring the Logic Analysis System 2–24

To load configuration and inverse assembler files — HP 16600/700 logic analysis systems  $\,\,2\text{--}25$ 

To load configuration and inverse assembler files — other logic analyzers  $\,\,2-\,\,26$ 

Connecting Optional Equipment 2–28

#### 3 Analyzing the Target System

Analyzing the Target System 3–2

Modes of Operation 3–3 State-per-transfer mode 3–3 State-per-clock mode 3–3 Timing mode 3–3

Logic Analyzer Configuration 3–4
Trigger specification 3–4
Format specification display 3–4
Logic Analyzer Symbols 3–6

Modifying the trigger menu 3-8

Contents-2

Using the Inverse Assemblers 3–9
To display captured state data 3–10
To align the inverse assembler 3–11
Inverse assembler output format 3–12
Inverse assembler error messages 3–12

#### 4 Reference

Operating characteristics of the analysis probe 4–3
Theory of operation and clocking 4–5
State-per-transfer mode 4–5
State-per-clock mode 4–5
Timing mode 4–6
Signal-to-connector mapping 4–8
Circuit board dimensions 4–13
Replaceable parts 4–14

#### 5 If You Have a Problem

Analyzer Problems 5–3 Intermittent data errors 5–3 Unwanted triggers 5–3 No activity on activity indicators 5–4 No trace list display 5–4 Analyzer won't power up 5–4

Analysis Probe Problems 5–5 Target system will not boot up 5–5 Erratic trace measurements 5–6 Capacitive loading 5–6

Inverse Assembler Problems 5–7 No inverse assembly or incorrect inverse assembly 5–7 Inverse assembler will not load or run 5–8

Intermodule Measurement Problems 5-9

Contents-3

#### **Contents**

An event wasn't captured by one of the modules 5-9

Analyzer Messages 5-10

- "... Enhanced Inverse Assembler Not Found" 5-10
- "... Inverse Assembler Not Found" 5–10

  "... Does Not Appear to be an Inverse Assembler File" 5–10
- "Measurement Initialization Error" 5-11
- "No Configuration File Loaded" 5-14
- "Selected File is Incompatible" 5–14
- "Slow or Missing Clock" 5-14
- "Time from Arm Greater Than 41.93 ms" 5-15
- "Waiting for Trigger" 5–15

Cleaning the Instrument 5–16

## Glossary

**Index** 

1

Overview

# Overview

#### This chapter describes:

- Setup Assistant
- Logic analyzers supported
- Logic analyzer software version requirements
- Equipment used with the analysis probe
- Equipment supplied
- Minimum equipment required
- Additional equipment supported

Overview Chapter 1




Analyzing the Target System Chapter 3

Reference Chapter 4

If You Have a Problem Chapter 5

## Setup Assistant



Setup Assistant is an online tool for connecting and configuring your logic analysis system for microprocessor and bus analysis. Setup Assistant is available on the HP 16600 and HP 16700 series logic analysis systems. You can use Setup Assistant in place of the connection and configuration procedures provided in chapter 2.

This menu-driven tool will guide you through the connection procedures for connecting the logic analyzer to an analysis probe, an emulation module, or other supported equipment. It will also guide you through connecting an analysis probe to the target system.

Access Setup Assistant by clicking its icon in the Logic Analysis System window. The on-screen dialog prompts you to choose the type of measurements you want to make, the type of target system, and the associated products that you want to set up.

If you ordered this product with your HP 16600/700 logic analysis system, the logic analysis system has the latest software installed, including support for this product. If you received this product after you received your logic analysis system, this product might not be listed under supported products. In that case, you need to install the I80196Kx Processor Support Package. Use the procedure on the CD-ROM jacket to install the I80196Kx Processor Support Package.

# Logic Analyzers Supported

The table below lists the logic analyzers supported by the HP E2416B analysis probe. Logic analyzer software version requirements are shown on the following page.

The HP E2416B requires four logic analyzer pods (68 channels) for inverse assembly. The analysis probe contains one additional pod that you can monitor.

## **Logic Analyzers Supported**

| Logic Analyzer        | Channel<br>Count | State<br>Speed | Timing<br>Speed | Memory<br>Depth     |
|-----------------------|------------------|----------------|-----------------|---------------------|
| 16600A                | 204              | 100 MHz        | 125 MHz         | 64 k states         |
| 16601A                | 136              | 100 MHz        | 125 MHz         | 64 k states         |
| 16602A                | 102              | 100 MHz        | 125 MHz         | 64 k states         |
| 16603A                | 68               | 100 MHz        | 125 MHz         | 64 k states         |
| 16550A (1 card)       | 102/card         | 100 MHz        | 250 MHz         | 4 k states          |
| 16554A (1 or 2 cards) | 68/card          | 70 MHz         | 125 MHz         | 512 k states        |
| 16555A (1 or 2 cards) | 68/card          | 110 MHz        | 250 MHz         | 1 M states          |
| 16555D (1 or 2 cards) | 68/card          | 110 MHz        | 250 MHz         | 2 M states          |
| 16556A (1 or 2 cards) | 68/card          | 100 MHz        | 200 MHz         | 1 M states          |
| 16556D (1 or 2 cards) | 68/card          | 100 MHz        | 200 MHz         | 2 M states          |
| 1660A/AS/C/CS/CP      | 136              | 100 MHz        | 250 MHz         | 4 k states          |
| 1661A/AS/C/CS/CP      | 102              | 100 MHz        | 250 MHz         | 4 k states          |
| 1662A/AS/C/CS/CP      | 68               | 100 MHz        | 250 MHz         | 4 k states          |
| 1670A                 | 136              | 70 MHz         | 125 MHz         | 64 k or .5 M states |
| 1670D                 | 136              | 100 MHz        | 125 MHz         | 64 k or 1 M states  |
| 1671A                 | 102              | 70 MHz         | 125 MHz         | 64 k or .5 M        |
| 1671D                 | 102              | 100 MHz        | 125 MHz         | 64 k or 1 M         |
| 1672A                 | 68               | 70 MHz         | 125 MHz         | 64 k or .5 M        |
| 1672D                 | 68               | 100 MHz        | 125 MHz         | 64 k or 1 M         |

## Logic analyzer software version requirements

The logic analyzers must have software with a version number greater than or equal to those listed below to make a measurement with the HP E2416B. You can obtain the latest software at the following web site:

## www.hp.com/go/logicanalyzer

If your software version is older than those below, load new system software with the listed version numbers or higher before loading the HP E2416B software.

#### **Logic Analyzer Software Version Requirements**

| Logic Analyzer        | Minimum Logic Analyzer Software Version for use with HP E2416B                                  |
|-----------------------|---|
| HP 16600 Series       | The latest HP 16600 logic analyzer software version is on the CD ROM shipped with this product. |
| HP 1660A/AS Series    | A.03.01   |
| HP 1660C/CS/CP Series | A.02.01   |
| HP 1670A/D Series     | A.02.01   |
| Mainframes*           |   |
| HP 16700 Series       | The latest HP 16700 logic analyzer software version is on the CD ROM shipped with this product. |
| HP 16500C Mainframe   | A.01.05   |
| HP 16500B Mainframe   | A.03.14   |
|                       |   |

<sup>\*</sup> The mainframes are used with the HP 16550 and HP 16554/55/56 logic analyzer modules.


## Equipment Used with the Analysis Probe

This section lists equipment used with the analysis probe. This information is organized under the following titles: equipment supplied, minimum equipment required, and additional equipment supported

## Equipment supplied

The equipment supplied with the analysis probe is shown in the illustration on the next page. It is listed below:

- The analysis probe, which includes the analysis probe circuit card and cables.
- One PGA-to-PLCC Adapter, HP part number 1200-1929.
- One PLCC-to-PGA Socket, HP part number 1200-1274.
- Two PGA extender sockets, HP part number 1200-1458.
- Logic analyzer configuration files and inverse assembler software on a 3.5-inch disk.
- Logic analyzer configuration files and inverse assembler software on a CD ROM.
- This User's Guide.



## Equipment Supplied with the HP E2416B

## Minimum equipment required

For state and timing analysis of an 80196 target system, you need all of the following items.

- The HP E2416B Analysis Probe.
- The PGA-to-PLCC Adapter.
- The PLCC-to-PGA Socket.
- One of the logic analyzers listed on page 1-4. The logic analyzer software version requirements are listed on page 1-5.

## Additional equipment supported

The HP E2416B does not support any additional equipment.

Connecting and Configuring Your System

## Connecting and Configuring Your System


This chapter shows you how to connect the logic analyzer to the target system through the analysis probe.

If you are connecting to an HP 16600 or HP 16700 series logic analysis system, follow the instructions given on screen in the Setup Assistant for connecting and configuring your system. Use this manual for additional information, if desired. Refer to chapter 1 for a description of Setup Assistant.

If you are not using the Setup Assistant, follow the instructions given in this chapter. This chapter is divided into the following sections; the order shown here is the recommended order for performing these tasks:

- Read the power on/power off sequence
- Connect the analysis probe to the target system
- Connect the analysis probe to the logic analyzer
- Configure the analysis probe
- Configure the logic analyzer
- Connect optional equipment





Analyzing the Target System Chapter 3

Reference Chapter 4

If You Have a Problem Chapter 5

## Read the power on/power off sequence. Target Analysis System Probe Target Analysis Logic System Analyzer Probe Target Analysis Logic System Analyzer Probe Set Switches Configuration Files and Inverse Assembler Files Target Logic Analysis System Probe Analyzer e2480b09

## **Connection Sequence**

## Power-on/Power-off Sequence

Listed below are the sequences for powering on and off a fully connected system. Simply stated, your target system is always the last to be powered on, and the first to be powered off.

# To power on HP 16600 and HP 16700 series logic analysis systems


Ensure the target system is powered off.

- 1 Turn on the logic analyzer. The Setup Assistant will guide you through the process of connecting and configuring the analysis probe.
- 2 When the analysis probe is connected to the target system and logic analyzer, and everything is configured, turn on your target system.

## To power on all other logic analyzers

With all components connected, power on your system in the following order:


- 1 Logic analysis system.
- 2 Your target system.



## To power off

Turn off power to your system in the following order:

- 1 Turn off your target system.
- 2 Turn off your logic analysis system.



# Connecting the Analysis Probe to the Target System

This section explains how to connect the HP E2416B Analysis Probe to the target system. Connecting the analysis probe to the target system consists of the following tasks:

- Connect the adapter socket to the target system.
- Connect the analysis probe to the adapter.

The remainder of this section describes these general tasks in more detail.

#### **Protect Your Equipment**

The analysis probe socket assembly pins are covered for shipment with a conductive foam wafer or conductive plastic pin protector. This is done to protect the delicate gold-plated pins from damage due to impact. When you are not using the analysis probe, protect the socket assembly pins from damage by covering them with the pin protector.





Analyzing the Target System Chapter 3

Reference Chapter 4

> If You Have a Problem Chapter 5


|         | To connect to a PLCC target system   |
|---------|--|
|         | The PLCC adapters provide a connection between the analysis probe and the PLCC microprocessor. The PGA-to-PLCC adapter attaches to the target system PLCC socket. The analysis probe PGA pins connect to the adapter socket. The adapters consist of the following:  |
|         | PGA-to-PLCC Adapter  |
|         | PLCC-to-PGA Socket   |
|         | Use the following procedure to connect to a PLCC target system.  |
|         | 1 Using a PLCC extractor tool, remove the microprocessor from the PLCC socket on the target system.  |
| CAUTION | Be careful not to damage the PLCC socket or the microprocessor when removing the microprocessor from the target system.  |
|         | <ul><li>2 Store the microprocessor in a protected environment.</li><li>3 Noting the position of pin 1, place the PGA-to-PLCC adapter in the microprocessor socket of the target system (refer to the figure on next page).</li></ul>   |
| CAUTION | Serious damage to the target system or analysis probe can result from incorrect connection. Ensure that pin 1 on the analysis probe, PLCC adapter, and the target system are aligned, and that all pins are making contact.  |
|         | 4 Plug the analysis probe connector into the PGA-to-PLCC adapter. If the analysis probe circuit board interferes with components of the target system or if a higher profile is required, insert additional plastic pin protectors. You can order plastic pin protectors from Hewlett-Packard using the part number 1200-1458. |
|         | 5 Note the location of pin 1 on the PLCC-to-PGA socket and the analysis probe socket, and install the PLCC-to-PGA socket on the analysis probe. Plug the PLCC microprocessor into the PLCC socket.   |
| CAUTION | To prevent pin damage and ensure proper connection, make sure the pins are aligned and seated correctly in the socket.   |
|         |  |

The weight of the analysis probe can apply enough force to disconnect the

PGA-to-PLCC Adapter. To prevent accidental disconnections, support the

analysis probe in a stable position.

CAUTION




Installing the PLCC Adapter and PLCC Socket

The PLCC socket adds additional capacitance to the circuit, but should not affect the performance of the microprocessor.  $\frac{1}{2} \int_{-\infty}^{\infty} \frac{1}{2} \int_{-\infty}^{\infty} \frac{1$ 

## Connecting the Analysis Probe to the Logic Analyzer

Overview
Chapter 1







If You Have a Problem Chapter 5 The following sections show the connections between the logic analyzer pod cables and the analysis probe cables. Use the appropriate section for your logic analyzer. The configuration file names for each logic analyzer are located at the bottom of the connection diagrams.


A minimum of four analysis probe pods are required for inverse assembly. A fifth pod contains additional signals you can monitor. The illustration on the following page shows the analysis probe pod locations.

This section shows connection diagrams for connecting the analysis probe to the logic analyzers listed below:

- HP 16600A logic analysis system
- HP 16601A logic analysis system
- HP 16602A logic analysis system
- HP 16603A logic analysis system
- HP 16550A logic analyzer (one card)
- HP 16554/55/56 logic analyzers (one or two cards)
- HP 1660A/AS/C/CS/CP logic analyzers
- HP 1661A/AS/C/CS/CP logic analyzers
- HP 1662A/AS/C/CS/CP logic analyzers
- HP 1670A/D logic analyzers
- HP 1671A/D logic analyzers
- HP 1672A/D logic analyzers

## Analysis probe pod locations


The illustration below shows the pod locations on the analysis probe.



**HP E2416B Analysis Probe Pod Locations** 

## To connect to the HP 16600A logic analysis system

Use the figure and table below to connect the analysis probe to the HP 16600 A logic analysis system.




## **Configuration File**

Use configuration file C196\_04 for the HP 16600 logic analysis system.

## To connect to the HP 16601A logic analysis system

Use the figure and table below to connect the analysis probe to the HP 16601A logic analysis system.



HP 16601 HP E2416B Connector


| Pods 6 - 8 | Pod 5                      | Pod 4      | Pod 3      | Pod 2      | Pod 1                 |
|------------|----------------------------|------------|------------|------------|-----------------------|
| not used   | P5<br>status<br>(optional) | P4<br>STAT | P3<br>STAT | P2<br>DATA | P1<br>ADDR<br>J.clk ↑ |

## **Configuration File**

Use configuration file C196\_04 for the HP 16601 logic analysis system.

## To connect to the HP 16602A logic analysis system

Use the figure and table below to connect the analysis probe to the HP 16602A logic analysis system.




## **Configuration File**

Use configuration file C196\_04 for the HP 16602 logic analysis system.

## To connect to the HP 16603A logic analysis system

Use the figure and table below to connect the analysis probe to the HP 16603A logic analysis system.




| HP 16603            | Pod 4      | Pod 3      | Pod 2      | Pod 1                 |
|---------------------|------------|------------|------------|-----------------------|
| HP E2416B Connector | P4<br>STAT | P3<br>STAT | P2<br>DATA | P1<br>ADDR<br>J clk ↑ |

#### **Configuration File**

Use configuration file C196\_04 for the HP 16603 logic analysis system.

## To connect to the HP 16550A logic analyzer

Use the figure and table below to connect the analysis probe to the HP 16550A logic analyzer.




| HP 16550A<br>Master Card | Master<br>Card<br>Pod 6 | Master<br>Card<br>Pod 5 | Master<br>Card<br>Pod 4 | Master<br>Card<br>Pod 3 | Master<br>Card<br>Pod 2 | Master<br>Card<br>Pod 1 |
|--------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| HP E2416B<br>Connector   | P6<br>not used          | P5 status<br>(optional) | P4<br>STAT              | P3<br>STAT              | P2<br>DATA              | P1<br>ADDR<br>J clk ↑   |

#### **Configuration File**

Use configuration file C196\_04 for the HP 16550A logic analyzer.

## To connect to the HP 16554/55/56 logic analyzers

Use the figure and table below to connect the analysis probe to the HP 16554A/55A/56A and HP 16555D/56D logic analyzers.




| HP 16554/55/56      | Expansion Card 1 | Expansion Card 1 | Expansion Card 1 | Expansion Card 1        |
|---------------------|------------------|------------------|------------------|-------------------------|
| Exp. Card 1         | Pod 4            | Pod 3            | Pod 2            | Pod 1                   |
| HP E2416B Connector | not used         | not<br>used      | not<br>used      | P5 status<br>(optional) |
| HP 16554/55/56      | Master Card      | Master Card      | Master Card      | Master Card             |
| Master Card         | Pod 4            | Pod 3            | Pod 2            | Pod 1                   |
| HP E2416B Connector | P4<br>STAT       | P3<br>STAT       | P2<br>DATA       | P1<br>ADDR<br>J clk ↑   |

## **Configuration File**

Use configuration file C196\_06 for the one- or two-card HP 16554/55/56 logic analyzers.

# To connect to the HP 1660A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the HP 1660A/C logic analyzers.



HP E2416B Connector

HP 1660A/C


| Pod 1                 | Pod 2      | Pod 3      | Pod 4      | Pods 5-6 | Pod 7                   | Pod 8    |
|-----------------------|------------|------------|------------|----------|-------------------------|----------|
| P1<br>ADDR<br>J.clk ↑ | P2<br>DATA | P3<br>STAT | P4<br>STAT | not used | P5 status<br>(optional) | not used |

#### **Configuration File**

Use configuration file C196\_05 for the HP 1660A/AS/C/CS/CP logic analyzers.

# To connect to the HP 1661A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the HP 1661A/C logic analyzers.



HP 1661A/C
HP E2416B Connector


| Pod 1                 | Pod 2      | Pod 3      | Pod 4      | Pod 5                   | Pod 6    |
|-----------------------|------------|------------|------------|-------------------------|----------|
| P1<br>ADDR<br>J clk ↑ | P2<br>DATA | P3<br>STAT | P4<br>STAT | P5 status<br>(optional) | not used |

## **Configuration File**

Use configuration file C196\_04 for the HP 1661A/AS/C/CS/CP logic analyzers.

# To connect to the HP 1662A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the HP 1662A/C logic analyzers.



HP 1662A/C

**HP E2416B Connector** 


| Pod 1                | Pod 2      | Pod 3      | Pod 4      |
|----------------------|------------|------------|------------|
| P1<br>ADDR<br>J clk↑ | P2<br>DATA | P3<br>STAT | P4<br>STAT |

## **Configuration File**

Use configuration file C196\_04 for the HP 1662A/AS/C/CS/CP logic analyzers.

## To connect to the HP 1670A/D logic analyzer

Use the figure and table below to connect the analysis probe to the HP 1670A/D logic analyzers.



HP 1670A/D
HP E2416B Connector


| Pod 8    | Pod 7                   | Pods 5-6 | Pod 4      | Pod 3      | Pod 2      | Pod 1                 |
|----------|-------------------------|----------|------------|------------|------------|-----------------------|
| not used | P5 status<br>(optional) | not used | P4<br>STAT | P3<br>STAT | P2<br>DATA | P1<br>ADDR<br>J clk ↑ |

#### **Configuration File**

Use configuration file C196\_05 for the HP 1670A/D logic analyzer.

## To connect to the HP 1671A/D logic analyzer

Use the figure and table below to connect the analysis probe to the HP 1671A/D logic analyzer.




#### **Configuration File**

Use configuration file C196\_04 for the HP 1671A/D logic analyzer.

# To connect to the HP 1672A/D logic analyzer

Use the figure and table below to connect the analysis probe to the HP 1672A/D logic analyzer.



**Configuration File** 


HP 1672A/D

Use configuration file C196\_04 for the HP 1672A/D logic analyzer.

# Configuring

This section shows you how to configure the HP E2416B Analysis Probe and the logic analyzer. It consists of the following tasks:

- Configuring the analysis probe
- Configuring the logic analyzer




# Configuring the Analysis Probe

There are two switches on the HP E2416B that help the hardware and software decode the data captured. These switches must be set to match your target system configuration. Incorrect settings for the switches can cause errors in inverse assembly and status displays. The figure below shows the switches.

Switch 1 sets the buswidth mode. Setting it to **8 only** indicates to the inverse assembler that the hardware is running on 8-bit buswidth mode only, and the Buswidth pin on the microcontroller is ignored. Setting it to **8/16** means the bus is dynamic and can be either 8- or 16-bit mode. If the microcontroller is performing 16-bit fetches, or you are unsure about the bus mode, switch 1 should be set to **8/16**.

Switch 2 configures the analysis probe to use either BHE#/WR# or WRL#/WRH# as the control signals. Setting it to **WRL/WRH** indicates that the microcontroller is using WRL# and WR#. Some microcontrollers, such as the 8096AH and -90, do not have the capability of changing their bus signals, in which case the switch should be set in the **BHE/WR** position.



# Configuring the Logic Analysis System

You configure the logic analyzer by loading a configuration file. The information in the configuration file includes:

- Label names and channel assignments for the logic analyzer
- Inverse assembler file name

The configuration file you use is determined by the logic analyzer you are using. The configuration file names are listed with the logic analyzer connection tables, and in a table at the end of this section.

The procedures for loading a configuration file depend on the type of logic analyzer you are using. There is one procedure for the HP 16600/700 series logic analysis systems, and another procedure for the HP 1660-series, HP 1670-series, and logic analyzer modules in an HP 16500B/C mainframe. Use the appropriate procedures for your analyzer.

# To load configuration and inverse assembler files — HP 16600/700 logic analysis systems

If you did not use Setup Assistant, you can load the configuration and inverse assembler files from the logic analysis system hard disk.

1 Click on the File Manager icon. Use File Manager to ensure that the subdirectory /hplogic/configs/hp/i80196kx/ exists.

If the above directory does not exist, you need to install the I80196Kx Processor Support Package. Close File Manager, then use the procedure on the CD-ROM jacket to install the I80196Kx Processor Support Package before you continue.

- 2 Using File Manager, select the configuration file you want to load in the /hplogic/configs/hp/i80196kx/ directory, then click Load. If you have more than one logic analyzer installed in your logic analysis system, use the Target field to select the machine you want to load. The logic analyzer is configured for 80196 analysis by loading the appropriate configuration file. Loading this file also automatically loads the inverse assembler.
- 3 Close File Manager.

# To load configuration and inverse assembler files — other logic analyzers

If you have an HP 1660-series, HP 1670-series, or logic analyzer modules in an HP 16500B/C mainframe use these procedures to load the configuration file and inverse assembler.

The first time you set up the analysis probe, make a duplicate copy of the master disk. For information on duplicating disks, refer to the reference manual for your logic analyzer.

For logic analyzers that have a hard disk, you might want to create a directory such as 80196 on the hard drive and copy the contents of the floppy onto the hard drive. You can then use the hard drive for loading files.

- 1 Insert the floppy disk in the front disk drive of the logic analyzer.
- 2 Go to the Flexible Disk menu.
- **3** Configure the menu to load.
- **4** Use the knob to select the appropriate configuration file.

Choosing the correct configuration file depends on which analyzer you are using. The configuration files are shown with the logic analyzer connection tables, and are also in the table on the next page.

- 5 Select the appropriate analyzer on the menu. The HP 16500 logic analyzer modules are shown in the Logic Analyzer Configuration Files table.
- **6** Execute the load operation on the menu to load the file into the logic analyzer.


The logic analyzer is configured for 80196 analysis by loading the appropriate configuration file. Loading this file also automatically loads the inverse assembler.

# **Logic Analyzer Configuration Files**

| Analyzer Model            | Analyzer Description (modules only) | Configuration File |  |
|---------------------------|-------------------------------------|--------------------|--|
| 16600A                    | na                                  | C196_04            |  |
| 16601A                    | na                                  | C196_04            |  |
| 16602A                    | na                                  | C196_04            |  |
| 16603A                    | na                                  | C196_04            |  |
| 16550A (one card)         | 100 MHz STATE<br>500 MHz TIMING     | C196_04            |  |
| 16554A (one or two cards) | 0.5M SAMPLE<br>70/125 MHz LA        | C196_06            |  |
| 16555A (one or two cards) | 1.0M SAMPLE<br>110/250 MHz LA       | C196_06            |  |
| 16555D (one or two cards) | 2.0M SAMPLE<br>110/250 MHz LA       | C196_06            |  |
| 16556A (one or two cards) | 1.0M SAMPLE<br>100/200 MHz LA       | C196_06            |  |
| 16556D (one or two cards) | 2.0M SAMPLE<br>100/200 MHz LA       | C196_06            |  |
| 1660A/AS/C/CS/CP          | na                                  | C196_05            |  |
| 1661A/AS/C/CS/CP          | na                                  | C196_04            |  |
| 1662A/AS/C/CS/CP          | na                                  | C196_04            |  |
| 1670A/D                   | na                                  | C196_05            |  |
| 1671A/D                   | na                                  | C196_04            |  |
| 1672A/D                   | na                                  | C196_04            |  |
|                           |                                     |                    |  |

# Connecting Optional Equipment

There is no additional optional equipment supported by the HP E2416B.  $\,$ 



3


Analyzing the Target System

# Analyzing the Target System

This chapter describes modes of operation for the HP E2416B Analysis Probes. It also describes analysis probe data, symbol encodings, and information about the inverse assembler.

The information in this chapter is presented in the following sections:

- Modes of operation
- Logic analyzer configuration
- Using the inverse assembler



If You Have a Problem Chapter 5

# **Modes of Operation**

The HP E2416B Analysis Probe can be used in three different analysis modes: State-per-transfer, State-per-clock, and Timing.

## State-per-transfer mode

In State-per-transfer mode, the analysis probe demultiplexes the 16-bit address/data bus into 16-bit address and 16-bit data. The address/data bus goes through two levels of latches. The first level is flowthrough latches, which provides information to the logic analyzer about the data bus. The second level latches on the falling edge of ALE to capture address information. The analysis probe generates a master clock to clock information to the logic analyzer when Read or Write is deasserted.

State-per-transfer is the default mode set up by the configuration files. Inverse assembly is available in State-per-transfer mode.

## State-per-clock mode

In State-per-clock mode, a state is captured on every rising edge of the microprocessor clock, regardless of the validity of the bus cycle. To use State-per-clock mode, change the clock in the Format menu from J rising edge to K rising edge. K clock is a duplicate of the microprocessor CLKOUT. Inverse assembly is not supported in State-per-clock mode.

# Timing mode

In Timing mode, the latches on the analysis probe act like flow-through buffers. The signals from the microprocessor go directly from the target system to the logic analyzer, with a 1-ns channel-to-channel skew.

To configure the logic analyzer for timing analysis:

- 1 Select the Configuration menu of the logic analyzer.
- 2 Select the Type field for the analyzer and select Timing.

Timing data is displayed in the Waveform menu of the logic analyzer.

# Logic Analyzer Configuration

The following sections describe the logic analyzer configuration as set up by the configuration files.

## Trigger specification

The trigger specification is set up by the software to store all states. If you modify the trigger specification to store only selected bus cycles, incorrect or incomplete inverse assembly may result.

## Format specification display


The 80196 configuration files contain predefined format specifications. These format specifications include all labels for monitoring the microprocessor.

Many of the 80196 signals are multiplexed, such as HLDA# and P1.5. The same pin is listed twice in the Format menu. When analyzing the information, determine which mode the microprocessor is operating in, and use the appropriate labels for that mode.

Chapter 4 of this guide contains a table that lists the signals for the 80196 processor and on which pod and probe line the signal comes to the logic analyzer. Refer to this table in Chapter 4 and to the logic analyzer connection information for your analyzer in Chapter 2 to determine where the processor signals should be on the format specification screen.

Do not modify the ADDR, DATA, or STAT labels in the format specification if you want inverse assembly. Changes to these labels may cause incorrect or incomplete inverse assembly.

The following screen shows the Format specification display.




**Format Listing** 

#### **Logic Analyzer Symbols**

symbols.

The HP E2416B configuration software sets up symbol tables on the logic analyzer. The tables contain alphanumeric symbols which identify data patterns or ranges. Labels have been defined in the format specification menu to make triggering on specific cycles easier. The label base in the symbols menu is set to hexadecimal to conserve space in the listing menu. Select the Symbols field on the format specification menu and then choose a label name from the Label pop-up. The logic analyzer will display the symbols associated with the label. The figure below shows the symbols for

the BUSWID label. The table on the following page shows the rest of the



**BUSWID Symbols** 

# Symbols

| Label  | Symbol                | Pattern |  |
|--------|-----------------------|---------|--|
| RW#    | READ<br>WRITE         | 1<br>0  |  |
| WRH#   | WRITE HI<br>(blank)   | 0<br>1  |  |
| INST   | DATA<br>INST          | 0<br>1  |  |
| BUSWID | 16-BIT<br>8/16-BIT    | 0<br>1  |  |
| HLDA   | CPU<br>DMA            | 0<br>1  |  |
| READY  | (blank)<br>READY      | 0<br>1  |  |
| RESET  | RESET<br>(blank)      | 0<br>1  |  |
| WRL#   | WR LOW<br>(blank)     | 0<br>1  |  |
| WR#    | WRITE<br>(blank)      | 0<br>1  |  |
| RD#    | READ<br>(blank)       | 0<br>1  |  |
| SETBUS | 8-BIT<br>8/16-BIT     | 0<br>1  |  |
| SETWRI | WRL/WRH<br>BHE/WR     | 0<br>1  |  |
| BREQ#  | BUS REQ<br>(blank)    | 0<br>1  |  |
| HLDA#  | DMA<br>CPU            | 0<br>1  |  |
| HOLD#  | HOLD REQ<br>(blank)   | 0<br>1  |  |
| BHE#   | BYTE HI EN<br>(blank) | 0<br>1  |  |

# Modifying the trigger menu


The analysis probe captures all DMA cycles and attempts to decode them as if they were CPU cycles. To filter out DMA cycles, set up the trigger menu so that all cycles except HLDA cycles are stored.

DMA cycles are indicated by the assertion of the HLDA# signal. There are two HLDA labels on the logic analyzer, HLDA and HLDA#. HLDA is generated by the analysis probe for use by the inverse assembler.

To configure the Trigger menu to filter out DMA cycles:

- Change the store "anystate" variable to store "≠ b".
- Define term "b" as HLDA, under the HLDA label.

The figure below shows the Trigger menu configured to filter out DMA cycles.




Trigger Menu Setting for Filtering DMA cycles.

# Using the Inverse Assemblers

The following sections describe the features and output of the inverse assembler.

# To display captured state data

Captured data is displayed as shown below. The inverse assembler is constructed so the mnemonic output closely resembles the actual assembly language source code.



State Listing

# To align the inverse assembler

The 80196 microprocessor does not provide enough status information for the inverse assembler to determine where an instruction starts. To ensure correct disassembly, you may need to point to the byte of the 16-bit word that contains the first word of an opcode fetch. Once aligned, the inverse assembler will disassemble from this state through the end of the screen.

Use the following procedure to align the inverse assembler:

- 1 Select a line on the display that you know contains the first word of an opcode fetch.
- **2** Roll this line to the top of the display.

Do not roll the instruction to the line number field at the left center screen. In the State Listing figure on page 3-10, line -5 is the top of the display.

- **3** Select the appropriate field for your analyzer.
  - a For the HP 16600/700 series analyzers, select "Invasm," then select "Align." A pop-up menu appears with the following choices:
     High
     Low
  - **b** For the other logic analyzers, select "Invasm Options" and use the "Code Synchronization" submenu. The same choices as above are available.
- 4 Select the choice that identifies which byte of the 16-bit word contains the start of the instruction fetch, then select "Align."

The listing inverse assembles from the top line down. Any data before the top of the display is left unchanged.

Rolling the display up inverse assembles the lines as they appear on the bottom of the display. If you jump to another area of the display by entering a new line number, you may need to re-align the inverse assembler by repeating steps 1 through 4.

Each time you inverse assemble a block of memory, the analyzer will keep that block in the inverse assembled condition. You can inverse assemble several different blocks in the analyzer memory, but the activity between those blocks will not be inverse assembled.

## Inverse assembler output format

The first column on the inverse assembly listing shows the first nibble of the address where the opcode begins. This helps to determine the address where the opcode starts. In most cases the CPU actual hardware address will show an even byte address even though the opcode may start on the odd byte. If the fetch is after the result of a branch, the hardware bus will show an odd address.

The second column on the Listing menu indicates whether the instruction is a flush of a prefetch. A "-" prefix indicates the opcode fetch is read in by the CPU but not executed.

The quote "no operand" after a partially decoded opcode in the software indicates that part of the instruction is missing. This occurs often in a normal CPU operation. This is typically caused by a branch being taken and the CPU abandoning the current sequential read to jump to another part of memory.

The inverse assembler begins disassembly at the even byte at the first line on the screen, even though the byte might be part of an opcode of the previous state. Use the procedure shown in "To align the inverse assembler" to realign the inverse assembler.

# Inverse assembler error messages

Any of the following list of error messages may appear during analysis of your target software. Included with each message is a brief explanation.

#### cannot read data

This message indicates an error was encountered by the inverse assembler and that data acquired by the logic analyzer is not accessible.

#### illegal opcode

Displayed if the inverse assembler encounters an illegal instruction.

Reference

# Reference

This chapter contains additional reference information including the signal mapping for the HP E2416B Analysis Probe.

The information in this chapter is presented in the following sections:

- Operating characteristics of the analysis probe
- Theory of operation and clocking
- Signal-to-connector mapping
- Circuit board dimensions
- Replaceable parts



If You Have a Problem Chapter 5

## Operating characteristics of the analysis probe

The following operating characteristics are not specifications, but are typical operating characteristics for the analysis probe.

#### Operating Characteristics

Microprocessor Compatibility Intel MCS-96 microcontrollers, and all microprocessors made by other manufacturers that comply with Intel MCS-96 specifications. The MCS-96 family of microcontrollers includes 8096, 8097, AH versions,

-90 versions, BH versions, and 80C196KA/KB/KC/KD.

Microprocessor Package 68-pin PLCC

PLCC microprocessors must be socketed

Accessories Required None.

Logic Analyzer Required HP 1660A/AS/C/CS/CP, HP 1661A/AS/C/CS/CP, HP 1662A/AS/C/CS/CP, HP 1670A/D, HP 1671A/D,

HP 1672A/D, HP 16550A (one card), HP 16554A/55A/56A (one card), HP 16555D/56D (one card), HP 16600A, HP 16601A, HP 16602A,

HP 16603A.

**Probes Required** Four pods are required for inverse assembly. Up to three pods

required for timing analysis.

**Power Requirements** 1 A at +5 Vdc maximum from the logic analyzer.

CAT I, Pollution degree 2.

Signal Line Loading 24 pF for RD#, WRL#/WR#, and WRH#/BHE#. All other signals are

loaded with 16 pF.

Microprocessor Operations Displayed Byte read/write Byte instruction fetch Illegal opcodes Word read/write

Word instruction fetch

Prefetch

Maximum Clock Speed 20 MHz clock input.

#### Operating characteristics of the analysis probe

#### **Operating Characteristics**

This product is intended for indoor use only.

**Environmental** Operating 0 to 55 degrees C (+32 to +131 degrees F) **Temperature** Non-operating -40 to +75 degrees C (-40 to +167 degrees F)

Altitude Operating 4,600 m (15,000 ft.) Non-operating 15,300 m (50,000 ft.)

**Humidity** Up to 90% noncondensing. Avoid sudden, extreme temperature

changes which could cause condensation within the instrument.

## Theory of operation and clocking

The HP E2416B Analysis Probe has three modes of operation: State-per-transfer, State-per-clock, and Timing. The figure on the following page shows a block diagram of the analysis probe.

#### State-per-transfer mode

State-per-transfer is the default mode set up by the configuration software. In State-per-transfer mode, the analysis probe demultiplexes the 16-bit address/data bus into 16-bit address and 16-bit data. The address/data bus goes through two levels of latches. The first level is flowthrough latches, which provides information to the logic analyzer about the data bus. The second level latches on the falling edge of ALE to capture address information.

The separate READ# and WRITE# signals are combined to create the RW# signal for easy viewing. The signals RD#, WRL#/WR#, and WRH#/BHE# cannot be viewed in State-per-transfer mode because they do not meet the timing requirement. These signals can be viewed in State-per-clock mode and Timing mode.

The two switch settings for BUSWIDTH and WRITE modes, which are set on the analysis probe hardware, provide additional information for the inverse assembler to decode the data.

The analysis probe generates a master clock to clock information to the logic analyzer when Read or Write is deasserted.


The analysis probe captures DMA bus cycles as if they are microprocessor cycles, and the inverse assembler attempts to decode them into 80196 codes. If you do not need to capture DMA cycles, you can filter them out with the Trigger menu (refer to chapter 3).

#### State-per-clock mode


In State-per-clock mode, a state is captured on every rising edge of the microprocessor clock, regardless of the validity of the bus cycle. To use State-per-clock mode, change the clock in the Format menu from J rising edge to K rising edge. K clock is a duplicate of the microprocessor CLKOUT. Inverse assembly is not supported in State-per-clock mode.

#### **Timing mode**

In Timing mode, the latches on the analysis probe act like flow-through buffers. The signals from the microprocessor go directly from the target system to the logic analyzer, with a 1-ns channel-to-channel skew. The figure on the following page shows the waveform diagram for Timing mode.



HP E2416B Block Diagram



Waveform Diagram

# Signal-to-connector mapping

The following table shows the signal-to-connector mapping.

| E2416B<br>Pod / Pin | LA<br>Bit | Pin Name  | PLCC Pin | Label | Alt<br>Label |
|---------------------|-----------|-----------|----------|-------|--------------|
| P1 / 19             | 0         | AD0/P3.0  | 60       | ADDR  |              |
| P1 / 18             | 1         | AD1/P3.1  | 59       | ADDR  |              |
| P1 / 17             | 2         | AD2/P3.2  | 58       | ADDR  |              |
| P1 / 16             | 3         | AD3/P3.3  | 57       | ADDR  |              |
| P1 / 15             | 4         | AD4/P3.4  | 56       | ADDR  |              |
| P1 / 14             | 5         | AD5/P3.5  | 55       | ADDR  |              |
| P1 / 13             | 6         | AD6/P3.6  | 54       | ADDR  |              |
| P1 / 12             | 7         | AD7/P3.7  | 53       | ADDR  |              |
| P1 / 11             | 8         | AD8/P4.0  | 52       | ADDR  |              |
| P1 / 10             | 9         | AD9/P4.1  | 51       | ADDR  |              |
| P1/9                | 10        | AD10/P4.2 | 50       | ADDR  |              |
| P1/8                | 11        | AD11/P4.3 | 49       | ADDR  |              |
| P1/7                | 12        | AD12/P4.4 | 48       | ADDR  |              |
| P1/6                | 13        | AD13/P4.5 | 47       | ADDR  |              |
| P1/5                | 14        | AD14/P4.6 | 46       | ADDR  |              |
| P1/4                | 15        | AD15/P4.7 | 45       | ADDR  |              |
| P1/3                | CLK*      |           |          | JCLK  |              |

<sup>\*</sup> Generated by the analysis probe.

| E2416B<br>Pod / Pin | LA<br>Bit | Pin Name  | PLCC Pin | Label | Alt<br>Label |
|---------------------|-----------|-----------|----------|-------|--------------|
| P2/19               | 0         | AD0/P3.0  | 60       | DATA  | PORT 3       |
| P2/18               | 1         | AD1/P3.1  | 59       | DATA  | PORT 3       |
| P2/17               | 2         | AD2/P3.2  | 58       | DATA  | PORT 3       |
| P2/16               | 3         | AD3/P3.3  | 57       | DATA  | PORT 3       |
| P2/15               | 4         | AD4/P3.4  | 56       | DATA  | PORT 3       |
| P2/14               | 5         | AD5/P3.5  | 55       | DATA  | PORT 3       |
| P2/13               | 6         | AD6/P3.6  | 54       | DATA  | PORT 3       |
| P2/12               | 7         | AD7/P3.7  | 53       | DATA  | PORT 3       |
| P2 / 11             | 8         | AD8/P4.0  | 52       | DATA  | PORT 4       |
| P2 / 10             | 9         | AD9/P4.1  | 51       | DATA  | PORT 4       |
| P2 / 9              | 10        | AD10/P4.2 | 50       | DATA  | PORT 4       |
| P2 / 8              | 11        | AD11/P4.3 | 49       | DATA  | PORT 4       |
| P2/7                | 12        | AD12/P4.4 | 48       | DATA  | PORT 4       |
| P2/6                | 13        | AD13/P4.5 | 47       | DATA  | PORT 4       |
| P2/5                | 14        | AD14/P4.6 | 46       | DATA  | PORT 4       |
| P2/4                | 15        | AD15/P4.7 | 45       | DATA  | PORT 4       |
| P2/3                | CLK*      |           |          | KCLK  |              |

<sup>\*</sup> Generated by the analysis probe.

| E2416B<br>Pod / Pin                      | LA<br>Bit            | Pin Name                                | PLCC Pin                       | Label                             | Alt<br>Label  |
|--|----------------------|---|--------------------------------|-----------------------------------|---------------|
| P3 / 19<br>P3 / 18<br>P3 / 17<br>P3 / 16 | 0<br>1<br>2<br>3     | (blank)<br>(blank)<br>WRH#/BHE#<br>INST | 44<br>63                       | RW#<br>BHE<br>WRH#<br>INST        | BUSW#<br>BHE# |
| P3 / 15<br>P3 / 14<br>P3 / 13<br>P3 / 12 | 4<br>5<br>6<br>7     | BUSWID<br>HLDA#<br>READY<br>RESET#      | 64<br>31<br>43<br>16           | BUSWID<br>HLDA<br>READY<br>RESET# |               |
| P3 / 11<br>P3 / 10<br>P3 / 9<br>P3 / 8   | 8<br>9<br>10<br>11   | WRL#/WR#<br>RD#<br>ALE/ADV#<br>EA#      | 40<br>61<br>62<br>2            | WRL#<br>RD#<br>ALE<br>EA#         | WR#<br>ADV#   |
| P3/7<br>P3/6<br>P3/5<br>P3/4             | 12<br>13<br>14<br>15 | NMI<br>VCC                              | 3<br>switch 1<br>switch 2<br>1 | NMI<br>BUSWV<br>WRITM<br>VCC      |               |
| P3/3                                     | CLK                  | ANGND                                   | 3                              | ANGND                             |               |

BREQ#

HLDA#

HOLD#

**CPUVPP** 

#### 80196 Signal List E2416B LA Pin Name **PLCC Pin** Alt Label Pod / Pin Bit Label P4/19 0 TXD/P2.0 18 $\mathsf{TXD}$ PORT 2 P4/18 1 RXD/P2.1 17 $\mathsf{RXD}$ PORT 2 EXTINT T2CLK PORT 2 P4/17 2 EXTINT/P2.2 15 P4/16 3 T2CLK/P2.3 44 PORT 2 P4/15 4 T2RST/P2.4 42 T2RST PORT 2 P4/14 5 PWM/P2.5 39 PWM PORT 2 P4/13 6 P2.6/T2UP-D 33 T2UP-D PORT 2 P4/12 7 P2.7/T2CAP 38 T2CAP PORT 2 P4/11 8 P1.0 19 PORT 1

20

21

22

23

30

31

32

37

P4/10

P4/9

P4/8

P4/7

P4/6

P4/5

P4/4

P4/3

9

10

11

12

13

14

15

CLK

P1.1

P1.2

P1.3

P1.4

VPP

BREQ#/P1.5


HLDA#/P1.6

HOLD#/P1.7

| E2416B<br>Pod / Pin                      | LA<br>Bit            | Pin Name   | PLCC Pin             | Label Alt<br>Label       |                                      |  |
|--|----------------------|--|----------------------|--------------------------|--------------------------------------|--|
| P5 / 19<br>P5 / 18<br>P5 / 17<br>P5 / 16 | 0<br>1<br>2<br>3     | ACH0/P0.0<br>ACH1/P0.1<br>ACH2/P0.2<br>ACH3/P0.3 | 6<br>5<br>7<br>4     | ACH<br>ACH<br>ACH<br>ACH | PORT 0<br>PORT 0<br>PORT 0<br>PORT 0 |  |
| P5 / 15<br>P5 / 14<br>P5 / 13<br>P5 / 12 | 4<br>5<br>6<br>7     | ACH4/P0.4<br>ACH5/P0.5<br>ACH6/P0.6<br>ACH7/P0.7 | 11<br>10<br>8<br>9   | ACH<br>ACH<br>ACH<br>ACH | PORT 0<br>PORT 0<br>PORT 0<br>PORT 0 |  |
| P5 / 11<br>P5 / 10<br>P5 / 9<br>P5 / 8   | 8<br>9<br>10<br>11   | HSI.0<br>HSI.1<br>HSO.0<br>HSO.1                 | 24<br>25<br>28<br>29 | HSI<br>HSI<br>HSO<br>HSO |                                      |  |
| P5 / 7<br>P5 / 6<br>P5 / 5<br>P5 / 4     | 12<br>13<br>14<br>15 | HSO.2<br>HSO.3<br>HSI.2/HSO.4<br>HSI.3/HSO.5     | 34<br>35<br>26<br>27 | HSO<br>HSO<br>HSO<br>HSO | HSI<br>HSI                           |  |
| P5/3                                     | CLK*                 | VREF   | 14                   | CPUREF                   |                                      |  |

# Circuit board dimensions

The following two figures give the dimensions for the analysis probe assemblies. The dimensions are listed in inches and millimeters.



**Circuit Board Dimensions** 

# Replaceable parts

The repair strategy for this analysis probe is board replacement. However, the table below lists some mechanical parts that may be replaced if they are damaged or lost. Contact your nearest Hewlett-Packard Sales Office for further information on servicing the board.


Exchange assemblies are available when a repairable assembly is returned to Hewlett-Packard. These assemblies have been set up on the "Exchange Assembly" program. This lets you to exchange a faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

#### Replaceable Parts

| HP Part Number                                       | Description  |
|--|--|
| E2416-66504<br>E2416-68703<br>1200-1458<br>1200-1274 | Interface Circuit Board<br>Inverse Assembler Disk Pouch<br>68-pin PGA Pin Protector<br>PLCC-to-PGA Adapter |
| 1200-1929  | PGA-to-PLCC Adapter  |

If You Have a Problem

# If You Have a Problem



Overview

Analyzing the Target System Chapter 3

Connecting Optional Equipment

Reference Chapter 4

> If You Have a Problem Chapter 5

Occasionally, a measurement may not give the expected results. If you encounter difficulties while making measurements, use this chapter to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions.

The information in this chapter is presented in the following sections:

- Logic analyzer problems
- Analysis probe problems
- Inverse assembler problems
- Intermodule measurement problems
- Messages
- Cleaning the instrument

If you still have difficulty after trying the suggestions in this chapter, contact your local Hewlett-Packard Service Center.

#### CAUTION

When you are working with the analyzer, be sure to power down both the analyzer and the target system before disconnecting or connecting cables, probes, and analysis probes. Otherwise, you may damage circuitry in the analyzer, analysis probe, or target system.

## **Analyzer Problems**

This section lists general problems that you might encounter while using the analyzer.

#### Intermittent data errors

This problem is usually caused by poor connections, incorrect signal levels, or marginal timing.

- ☐ Remove and reseat all cables and probes, ensuring that there are no bent pins on the analysis probe or poor probe connections.
- ☐ Adjust the threshold level of the data pod to match the logic levels in the system under test.
- ☐ Use an oscilloscope to check the signal integrity of the data lines.

Clock signals for the state analyzer must meet particular pulse shape and timing requirements. Data inputs for the analyzer must meet pulse shape and setup and hold time requirements.

See Also

See "Capacitive loading" in this chapter for information on other sources of intermittent data errors.

## Unwanted triggers

Unwanted triggers can be caused by instructions that were fetched but not executed.

☐ Add the prefetch queue or pipeline depth to the trigger address to avoid this problem.

The logic analyzer captures prefetches, even if they are not executed. When you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching, an unused prefetch may generate an unwanted trigger.

| _ | No activity on activity indicators   |
|---|--|
|   | Check for loose cables, board connections, and analysis probe connections.   |
|   | Check for bent or damaged pins on the analysis probe.  |
|   | No trace list display  |
|   | If there is no trace list display, it may be that your trigger specification is not correct for the data you want to capture, or that the trace memory is only partially filled.   |
|   | Check your trigger sequencer specification to ensure that it will capture the events of interest.  |
|   | Try stopping the analyzer; if the trace list is partially filled, this should display the contents of trace memory.  |
|   | Analyzer won't power up  |
|   | If the logic analyzer power is powered down when it is connected to a powered-up target system, the logic analyzer may not be able to power up. Some logic analyzers are inhibited from powering up when they are connected to a target system that is already powered up. |

 $\ \square$  Disconnect all logic analyzer cabling from the analysis probe. This will allow the logic analyzer to power up. Reconnect logic analyzer cabling

after power up.

## **Analysis Probe Problems**

This section lists problems that you might encounter when using an analysis probe. If the solutions suggested here do not correct the problem, you may have a damaged analysis probe. Contact your local Hewlett-Packard Sales Office if you need further assistance.

## Target system will not boot up

If the target system will not boot up after connecting the analysis probe, the microprocessor (if socketed) or the analysis probe may not be installed properly, or they may not be making electrical contact.

- ☐ Ensure that you are following the correct power-on sequence for the analysis probe and target system.
  - 1 Power up the analyzer and analysis probe.
  - 2 Power up the target system.

If you power up the target system before you power up the analysis probe, interface circuitry in the analysis probe may latch up and prevent proper target system operation.

- ☐ Verify that the microprocessor and the analysis probe are properly rotated and aligned so that the index pin on the microprocessor (pin 1 or pin A1) matches the index pin on the analysis probe.
- ☐ Verify that the microprocessor and the analysis probe are securely inserted into their respective sockets.
- ☐ Verify that the logic analyzer cables are in the proper sockets of the analysis probe and are firmly inserted.

# Erratic trace measurements There are several general problems that can cause erratic variations in trace lists and inverse assembly failures. Do a full reset of the target system before beginning the measurement. Some analysis probe designs require a full reset to ensure correct configuration. Ensure that your target system meets the timing requirements of the

See "Capacitive Loading" in this chapter. While analysis probe loading is slight, pin protectors, extenders, and adapters may increase it to unacceptable levels. If the target system design has close timing margins, such loading may cause incorrect processor functioning and give erratic trace results.

☐ Ensure that you have sufficient cooling for the microprocessor.

processor with the analysis probe installed.

Some microprocessors generate substantial heat. This is exacerbated by the active circuitry on the analysis probe board. You should ensure that you have ambient temperature conditions and airflow that meet or exceed the requirements of the microprocessor manufacturer.

## Capacitive loading

Excessive capacitive loading can degrade signals, resulting in incorrect capture by the analysis probe, or system lockup in the microprocessor. All analysis probes add additional capacitive loading, as can custom probe fixtures you design for your application.

Careful layout of your target system can minimize loading problems and result in better margins for your design. This is especially important for systems that are running at frequencies greater than 50 MHz.

| Remove as many pin protectors, extenders, and adapters as possible.                        |
|--|
| If multiple analysis probe solutions are available, use one with lower capacitive loading. |

## **Inverse Assembler Problems**

This section lists problems that you might encounter while using the inverse assembler.

When you obtain incorrect inverse assembly results, it may be unclear whether the problem is in the analysis probe or in your target system. If you follow the suggestions in this section to ensure that you are using the analysis probe and inverse assembler correctly, you can proceed with confidence in debugging your target system.

## No inverse assembly or incorrect inverse assembly

This problem may be due to incorrect alignment, modified configuration files, incorrect connections, or a hardware problem in the target system. A locked status line can cause incorrect or incomplete inverse assembly.

☐ Ensure that each logic analyzer pod is connected to the correct analysis probe connector.

There is not always a one-to-one correspondence between analyzer pod numbers and analysis probe cable numbers. Microprocessor interfaces must supply address (ADDR), data (DATA), and status (STAT) information to the analyzer in a predefined order. The cable connections for each analysis probe are often altered to support that need. Thus, one analysis probe might require that you connect cable 2 to analyzer pod 2, while another will require you to connect cable 5 to analyzer pod 2. See Chapter 2 for connection information.

- ☐ Check the activity indicators for status lines locked in a high or low state.
- □ Verify that the STAT, DATA, and ADDR format labels have not been modified from their default values.

These labels must remain as they are configured by the configuration file. Do not change the names of these labels or the bit assignments within the labels. Some analysis probes also require other data labels. See Chapter 3 for more information.

# Inverse Assembler Problems Inverse assembler will not load or run

| ļ |  | Verify that all microprocessor caches and memory managers have been disabled.  |  |  |  |
|---|--|--|--|--|--|
|   |  | In most cases, if the microprocessor caches and memory managers remain enabled you should still get inverse assembly. It may be incorrect because a portion of the execution trace was not visible to the logic analyzer.  |  |  |  |
| j |  | Verify that storage qualification has not excluded storage of all the needed opcodes and operands.   |  |  |  |
|   | Inverse assembler will not load or run |  |  |  |  |
|   |  | You need to ensure that you have the correct system software loaded on your analyzer.  |  |  |  |
| İ |  | For the HP 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD ROM. Re-install the Processor Support Package for this product, then try loading the configuration file again. |  |  |  |
| ı |  | For other logic analyzers, ensure that the inverse assembler is on the same disk as the configuration files you are loading.   |  |  |  |

Configuration files for the state analyzer contain a pointer to the name of the corresponding inverse assembler. If you delete the inverse assembler, rename it, or use the File Manager Copy command to copy it to the HP 16600/700 logic analysis systems, the configuration process will fail to load the inverse

See Chapter 3 for details.

assembler.

## Intermodule Measurement Problems

Some problems occur only when you are trying to make a measurement involving multiple modules.

## An event wasn't captured by one of the modules

If you are trying to capture an event that occurs very shortly after the event that arms one of the measurement modules, it may be missed due to internal analyzer delays. For example, suppose you set the oscilloscope to trigger upon receiving a trigger signal from the logic analyzer because you are trying to capture a pulse that occurs right after the analyzer's trigger state. If the pulse occurs too soon after the analyzer's trigger state, the oscilloscope will miss the pulse.

☐ Adjust the skew in the Intermodule menu.

You may be able to specify a skew value that enables the event to be captured.

☐ Change the trigger specification for modules upstream of the one with the problem.

If you are using a logic analyzer to trigger the scope, try specifying a trigger condition one state before the one you are using. This may be more difficult than working with the skew because the prior state may occur more often and may not always be related to the event you are trying to capture with the oscilloscope.

## **Analyzer Messages**

This section lists some of the messages that the analyzer displays when it encounters a problem.

## "... Enhanced Inverse Assembler Not Found"

This error only occurs on the HP 16600/700 logic analysis systems. This error occurs if you rename or delete the enhanced inverse assembler file that is attached to the configuration file, or if you do not properly install the inverse assembler file on the hard disk. Ensure that the inverse assembler file is not renamed or deleted. If you use the File Manager Copy command to copy an inverse assembler to the HP 16600/700 logic analysis systems, the enhanced inverse assembler will not load. Use the Install procedures listed on the jacket of the CD ROM to install the files for this product.

## "... Inverse Assembler Not Found"

This error occurs if you rename or delete the inverse assembler file that is attached to the configuration file. Ensure that the inverse assembler file is not renamed or deleted.

For the HP 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD ROM.


For other logic analyzers, if you have copied the files to the logic analyzer hard disk, ensure that the inverse assembler is located in the same directory as the configuration file.

## "... Does Not Appear to be an Inverse Assembler File"


This error occurs if the inverse assembler file requested by the configuration file is not a valid inverse assembler. Use the Install procedures listed on the jacket of the CD ROM to re-install the files for this product.

## "Measurement Initialization Error"

This error occurs when you have installed the cables incorrectly on logic analysis cards. The following diagrams show the correct cable connections for one-card and two-card HP 16550A installations. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.



Cable Connections for One-Card HP 16550A Installations




#### Cable Connections for Two-Card HP 16550A Installations


See Also

The HP 16550A 100-MHz State/500-MHz Timing Logic Analyzer Service Guide.


The following diagrams show the correct cable connections for one-card, two-card, and three-card installations on HP 16554A, HP 16555A/D, and HP 16556A/D logic analysis cards. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.



Cable Connections for One-Card HP 16554/55/56 Installations



#### Cable Connections for Two-Card HP 16554/55/56 Installations



#### Cable Connections for Three-Card HP 16554/55/56 Installations

#### See Also

The HP 16554A 70-MHz State/250-MHz Timing Logic Analyzer Service Guide.

 $\label{thm:local_control_control} \textit{The HP 16555A 110-MHz State/250-MHz Timing Logic Analyzer Service } \textit{Guide}.$ 

 $\label{thm:local_control_control} \textit{The HP 16556A 100-MHz State/400-MHz Timing Logic Analyzer Service } \textit{Guide}.$ 

| _        | "No Configuration File Loaded"   |
|----------|--|
|          | This is usually caused by trying to load a configuration file for one type of module/system into a different type of module/system.  |
|          | Verify that the appropriate module has been selected from the Load {module} from File {filename} in the HP 16500A/B/C disk operation menu. Selecting Load {All} will cause incorrect operation when loading most analysis probe configuration files. |
| See Also | Chapter 2 describes how to load configuration files.   |
|          | "Selected File is Incompatible"  |
|          | This occurs when you try to load a configuration file for the wrong module. Ensure that you are loading the appropriate configuration file for your logic analyzer.  |
|          | "Slow or Missing Clock"  |
|          | This error message might occur if the logic analyzer cards are not firmly seated in the logic analysis system mainframe. Ensure that the cards are firmly seated.  |
|          | This error might occur if the target system is not running properly. Ensure that the target system is on and operating properly.   |
|          | If the error message persists, check that the logic analyzer pods are connected to the proper connectors on the analysis probe. See Chapter $2$ to determine the proper connections.   |

## "Time from Arm Greater Than 41.93 ms"

The state/timing analyzers have a counter to keep track of the time from when an analyzer is armed to when it triggers. The width and clock rate of this counter allow it to count for up to 41.93 ms before it overflows. Once the counter has overflowed, the system does not have the data it needs to calculate the time between module triggers. The system must know this time to be able to display data from multiple modules on a single screen.

## "Waiting for Trigger"

If a trigger pattern is specified, this message indicates that the specified trigger pattern has not occurred. Verify that the triggering pattern is correctly set.

☐ When analyzing microprocessors that fetch only from word-aligned addresses, if the trigger condition is set to look for an opcode fetch at an address not corresponding to a word boundary, the trigger will never be found.

# Cleaning the Instrument

If this instrument requires cleaning, disconnect it from all power sources and clean it with a mild detergent and water. Make sure the instrument is completely dry before reconnecting it to a power source.

## Glossary

**Analysis Probe** A probe connected to the target microprocessor. It provides an interface between the signals of the target microprocessor and the inputs of the logic analyzer.

**Connector Board** A board whose only function is to provide connections from one location to another. One or more connector boards might be stacked to raise a probe above a target micoprocessor to avoid mechanical contact with other components installed close to the target microprocessor.

Elastomeric Probe Adapter A connector that is fastened on top of a target microprocessor using a retainer and knurled nut. The conductive elastomer on the bottom of the probe adapter makes contact with pins of the target microprocessor and delivers their signals to connection points on top of the probe adapter.

**Emulation Module** An emulation module is installed within the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Probe.

**Emulation Probe** An emulation probe is a stand-alone instrument connected to the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Module.

**Flexible Adapter** Two connection devices coupled with a flexible cable. Used for connecting probing hardware on the target microprocessor to the analysis probe.

#### General-purpose Flexible Adapter

A cable assembly that connects the signals from an elastomeric probe adapter to an analysis probe. Normally, a male-to-male header or transition board makes the connections from the general-purpose flexible adapter to the analysis probe.

**High-Density Adapter Cable** A cable assembly that delivers signals from an analysis probe hardware interface to the logic analyzer pod cables. A high-density adapter cable has a single Mictor connector that is installed into the analysis probe, and two cables that are connected to corresponding odd and even logic analyzer pod cables.

**High Density Termination Adapter Cable** Same as a High Density
Adapter Cable, except it has a termination in the Mictor connector.

**Jumper** Moveable direct electrical connection between two points.

**Mainframe Logic Analyzer** A logic analyzer that resides on one or more board assemblies installed in an HP 16500B/C, 1660xA, or 16700A mainframe.

**Male-to-male Header** A board assembly that makes point-to-point connections between the female pins of a flexible adapter or transition board and the female pins of an analysis probe.

**Preprocessor Interface** See Analysis Probe.

**Preprocessor Probe** See Analysis Probe.

**Probe adapter** See Elastomeric Probe Adapter.

**Processor Probe** See Emulation Probe and Emulation Module.

**Prototype Analyzer** The HP 16505A prototype analyzer acts as an analysis and display processor for the HP 16500B/C logic analysis system. It provides a windowed interface and powerful analysis capabilities.

**Setup Assistant** A software program that guides you through the process of connecting and configuring an analysis probe and logic analyzer to make measurements on a specific microprocessor.

**Shunt Connector.** See Jumper.

Stand-alone Logic Analyzer A stand-alone logic analyzer has a predefined set of hardware components which provide a specific set of capabilities. It is designed to perform logic analysis. A stand-alone logic analyzer differs from a mainframe logic analyzer in that it does not offer card slots for installation of additional capabilities, and its specifications are not modified based upon selection from a set of optional hardware boards that might be installed within its frame.

**Transition Board** A board assembly that obtains signals connected to one side and re-arranges them in a different order for delivery at the other side of the board.

**1/4-Flexible Adapter** An adapter that obtains one-quarter of the signals from an elastomeric probe adapter (one side of a target microprocessor) and makes them available for probing.

# Index

| A                                       | D  | L  |
|---|--|--|
| accessories required, 1-8               | DATA   | Listing menu, 3–10                       |
| adapter socket                          | display, 3–10  | logic analyzers                          |
| for PLCC target systems, 2-6            | errors, 5–3  | configuration overview, 3–4              |
| ADDR                                    | modifying, $3-4$ , $5-7$                                   | configuring, $2-25$ to $2-26$            |
| modifying, 3–4, 5–7                     | dimensions   | connection overview, 2–8                 |
| Align field, 3–11                       | circuit board, 4–13  | error messages, 5–10                     |
| analysis probe                          |  | HP 16550 connections, 2–14               |
| accessories required, 1–8               | E  | HP 16554/55/56 series connections, 2-15  |
| capacitive loading, 5–6                 | enhanced inverse assembler                                 | HP 1660 series connection, 2–16          |
| cleaning, 5–16                          | logic analyzer requirements, 1-5                           | HP 16600 connections, 2–10               |
| connection procedure, 2–5               | Enhanced Inverse Assembler Not Found,                      | HP 16601 connections, 2-11               |
| equipment required, 1-8                 | 5–10   | HP 16602 connections, 2-12               |
| equipment supplied, 1-6                 | equipment  | HP 16603 connections, 2–13               |
| equipment supplied illustration, 1-7    | optional equipment supported, 2–28                         | HP 1661 series connections, 2–17         |
| erratic trace measurements, 5–6         | required, 1–8  | HP 1662 series connections, 2–18         |
| illustration, with logic analyzer, iii  | supplied, 1–6  | HP 1670 series connections, 2–19         |
| modes of operation, 3–3                 | supported, 1–8   | HP 1671 series connections, 2–20         |
| pod locations, 2–9                      | Error Messages, 5–10                                       | HP 1672 series connections, 2–21         |
| pods required for inverse assembly, 2–8 | 21101 1120000800, 0 10                                     | HP16600 and HP 16700 series, 1-3         |
| power on/power off sequence, 2-4        | F  | loading configuration files, 2–24        |
| replaceable parts, 4–14                 | floppy disks   | software version requirements, 1-5       |
| target system will not boot up, 5–5     | duplicating, 2–26  | supported, 1–4                           |
| troubleshooting, 5–5                    | dupheating, 2–20   | troubleshooting, 5–3                     |
| analyzer problems, 5–3                  | I  | 6, 7                                     |
| capacitive loading, 5–6                 | Intermodule Measurement problems, 5–9                      | M  |
| intermittent data errors, 5–3           | - · · · · · · · · · · · · · · · · · · ·                    | Measurement Initialization Error, 5–11   |
| unwanted triggers, 5–3                  | an event wasn't captured, 5–9<br>Invasm menu, 3–11         | measurements                             |
| 30. 1, 1                                |  | equipment required, 1–8                  |
| $\mathbf{C}$                            | Invasm Options field, 3–11 inverse assembler               | modes of operation, 3–3                  |
| capacitive loading, 5–6                 |  | modes of operation, o o                  |
| circuit board                           | aligning, 3–11 invalid inverse assembler file, 5–10        | N  |
| dimensions, 4–13                        |  | No Configuration File Loaded, 5–14       |
| part number, 4–14                       | loading files, 2–25 to 2–26 requirements for enhanced, 1–5 | No Configuration File Loaded, 5-14       |
| configuration                           |  | 0  |
| analysis probe, 2–23                    | synchronizing, 3–11<br>troubleshooting, 5–7                | online configuration help, 1–3           |
| logic analyzers, 2–24, 3–4              |  |  |
| overview, 2–22                          | Inverse Assembler Not Found, 5–10                          | operating characteristics, 4–3           |
| configuration files                     | inverse assembler problems, 5–7                            | operating modes for analysis probe, 3–3, |
| loading, 2–24                           | incorrect inverse assembly, 5–7                            | 4-6                                      |
| table, 2–27                             | no inverse assembly, 5–7                                   | _  |
| connection                              | will not load or run, 5–8                                  | P  |
| analysis probe to target system, 2–5    | inverse assembly   | parts ordering, 4–14                     |
| PLCC target systems, 2–6                | logic analyzer pods required, 2–8                          | pin protector                            |
| sequence, 2–3                           | operating modes supported, 3–3, 4–5                        | description, 2–6                         |
| sequence, 2-3                           |  | part number, 2–6, 4–14                   |
|   |  | PLCC target systems, 2–6                 |

```
pod locations, 2-9
power on/power off sequence, 2–4
power troubleshooting, 5-4
prefetches, 5–3
\mathbf{R}
repair strategy, 4-14
replaceable parts, 4-14
\mathbf{S}
Selected File is Incompatible, 5–14
Setup Assistant, 1–3
Slow or Missing Clock, 5–14
software requirements, 1–5
STAT
  modifying, 3-4, 5-7
State-per-clock
  mode of operation, 3-3, 4-5
State-per-transfer
 mode of operation, 3-3, 4-5
symbols table, 3-6
target system
  PLCC connections, 2-6
  power sequence, 2-4
  will not boot, 5-5
Time from Arm Greater Than 41.93 ms,
5-15
Timing
  displaying timing data, 3–3
  mode of operation, 3-3, 4-6
Trace specification, 5–4, 5–6
Trigger specification, 3-4
triggering, 5-3
troubleshooting, 5–2
unexecuted prefetches, 5–3
User's Guide overview, iv
Waiting for Trigger, 5–15
Waveform menu, 3–3
```

© Copyright Hewlett-Packard Company 1993 - 1998 All Rights Reserved.

Reproduction, adaptation, or translation without prior written permission is prohibited, except as allowed under the copyright laws.

#### Restricted Rights Legend

Use, duplication, or disclosure by the U.S. Government is subject to restrictions set forth in subparagraph (C) (1) (ii) of the Rights in Technical Data and Computer Software Clause in DFARS 252.227-7013. Hewlett-Packard Company, 3000 Hanover Street, Palo Alto, CA 94304 U.S.A. Rights for non-DOD U.S. Government Departments and Agencies are set forth in FAR 52.227-19(c)(1,2).

#### **Document Warranty**

The information contained in this document is subject to change without notice.

Hewlett-Packard makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose.

Hewlett-Packard shall not be liable for errors contained herein or for damages in connection with the furnishing, performance, or use of this material.

#### Safety

This apparatus has been designed and tested in according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this user's guide must be heeded. In addition, note the external markings on the product that are described under "Safety Symbols."

#### Safety Symbols



Instruction manual symbol: the product is marked with this symbol when it is necessary for you to refer to the instruction manual in order to protect against damage to the product.



Hazardous voltage symbol.



Earth terminal symbol: Used to indicate a circuit common connected to grounded chassis.

#### WARNING

The Warning sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in personal injury. Do not proceed beyond a Warning sign until the indicated conditions are fully understood and met.

#### CAUTION

The Caution sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a Caution symbol until the indicated conditions are fully understood or met.

Hewlett-Packard P.O. Box 2197 1900 Garden of the Gods Road Colorado Springs, CO 80901

#### **Product Warranty**

This Hewlett-Packard product has a warranty against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Hewlett-Packard.

For products returned to Hewlett-Packard for warranty service, the Buyer shall prepay shipping charges to Hewlett-Packard and Hewlett-Packard shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Hewlett-Packard from another country.

Hewlett-Packard warrants that its software and firmware designated by Hewlett-Packard for use with an instrument will execute its programming instructions when properly installed on that instrument. Hewlett-Packard does not warrant that the operation of the instrument software, or

# uninterrupted or error free. **Limitation of Warranty**

firmware will be

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

No other warranty is expressed or implied. Hewlett-Packard specifically disclaims the implied warranties of merchantability or fitness for a particular purpose.

#### **Exclusive Remedies**

The remedies provided herein are the buyer's sole and exclusive remedies. Hewlett-Packard shall not be liable for any direct, indirect, special, incidental, or consequential damages, whether based on contract, tort, or any other legal theory.

#### Assistance

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products. For any assistance, contact your nearest Hewlett-Packard Sales Office.

#### Certification

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology, to the extent allowed by the Institute's calibration facility, and to the calibration facilities of other International Standards Organization members.

#### About this edition

This is the HP E2416B Analysis Probe for Intel 80196 User's Guide.

Publication number E2416-97002, June 1998 Printed in USA.

Print history is as follows:

E2416-97000, Sept. 1995 E2416-97001, March 1998

New editions are complete revisions of the manual. Many product updates do not require manual changes; and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual undates